In the Claims

This listing of claims will replace all prior versions and listings of claims in the application:

- 1. (Currently Amended) A pipelined data processor operating in a plurality of pipeline phases including at least an instruction decode pipeline phase and an execution pipeline phase capable of predicated instruction execution dependent upon the state of an instruction designated predicate register comprising:
- a data register file including a plurality of read/write, general purpose data registers;

an instruction decode unit operative during an said instruction decode pipeline phase receiving fetched instructions and determining the identity of at least one source operand data register, a destination operand data register and one of a plurality of functional units for execution of each instruction, said instruction decode unit further identifying a predicate register responsive to receipt of a predicated instruction;

said plurality of functional units operative during an execution pipeline phase connected to said instruction decode unit for performing a data processing operation on at least one source operand recalled from at least one corresponding instruction designated source data register and producing a result, said functional unit responsive to a predicate instruction to write said result to an instruction designated destination data register if said corresponding predicate data register has a first state and to nullify said instruction and not write said result if said predicate register has a second state opposite to said first state;

a scoreboard bit corresponding to each data register capable of serving as a predicate register, each scoreboard bit connected to said instruction decode unit to be set to a first digital state upon determining said corresponding data register is a destination

for an instruction and connected to said plurality of functional units to be reset to a second digital state opposite to said first digital state upon functional unit write of a result to said corresponding data register; and

each functional unit is further operative responsive to a predicate instruction during said instruction decode pipeline phase to nullify said predicate instruction of a following execution phase by operating at a reduced power state relative to normal instruction operation if said predicate register has said second state and said corresponding scoreboard bit has said second state.

1 2. (Original) The pipelined data processor of claim 1, wherein:

said functional unit is further operative to reset said scoreboard bit to said second digital state upon nullification of said instruction designating a corresponding data register as a destination operand data register.

3. (Canceled)

3334

3536

37

38

3

4

5

6

1

2

3

4

5

10

1112

4. (Currently Amended) A method of operating a pipelined data processor operating in a plurality of pipeline phases including at least an instruction decode pipeline phase and an execution pipeline phase capable of predicated instruction execution dependent upon the state of an instruction designated predicate register comprising the steps of:

setting a scoreboard bit to a first digital state upon determining a corresponding data register is a destination for an instruction;

resetting a scoreboard bit to a second digital state opposite to said first digital state upon a write of a result to said corresponding data register;

performing a data processing operation via a corresponding functional unit on at least one source operand recalled from at least one corresponding instruction designated source data register and producing a result in response to a predicate instruction designating a corresponding predicate data register and writing said result to an instruction designated destination data register if said corresponding predicate data register has a first state;

nullifying a predicate instruction by not writing said result to the instruction designated destination data register via said corresponding functional unit if said corresponding predicate register has a second state opposite to said first state; and

nullifying a predicate instruction for a following execution phase by operating said corresponding functional unit at a reduced power state relative to normal instruction operation if said corresponding predicate register has said second state and said corresponding scoreboard bit has said second state during a prior instruction decode pipeline phase.

1 5. (Original) The method of claim 4, further comprising the 2 step of:

resetting a scoreboard bit to a second digital state upon nullification of said instruction designating said corresponding data register as a destination operand data register.

6. (Canceled)

13

1415

16

1718

19

20

21

22

23

24

2526

27

28

29

3

4

5

1 7. (Currently Amended) The method of claim 4 further 2 comprising the steps of:

3 statically scheduling instruction execution via a compiler;
4 and

- scheduling via said compiler a last write to a data register before <u>a an instruction</u> decode <u>pipeline phase</u> of a predicate instruction designating said data register as a predicate register.
- 1 8. (Previously Presented) The pipelined data processor of claim 1, wherein:
- each functional unit is operable at said reduced power state by not fetching at least one instruction operand and not toggling a corresponding register read port during said following execution phase.
- 9. (Previously Presented) the pipelined data processor of claim 1, wherein:
- each functional unit is operable at said reduced power state by not powering said functional unit during said following execution phase.
- 1 10. (Previously Presented) The method of claim 4, wherein:
 2 said step of operating said corresponding functional unit at a
 3 reduced power state includes not fetching at least one instruction
 4 operand and not toggling a correspond register read port during
 5 said following execution phase.
- 1 11. (Previously Presented) The method of claim 4, wherein:
 2 said step of operating said corresponding functional unit at a
 3 reduced power state relative includes not powering said functional
 4 unit during said following execution phase.